• A delay line composed of N delay elements is used 
• The situation of the delay line is sampled with the STOP signal 
Motivation
• to have high channel density, high resolution, low power, lower costs;
• to replace ASIC based TDCs (HPTDC) on the previous board, thus remove dependencies on availability of the ASIC-TDCs;
• to provide more flexibility in the design and provide solutions for different requirements;
• to provide different measurement capabilities with different addon boards, e.g. ToF, ToT, Q2W, etc.;
• to use in different experiments, e.g. HADES, PANDA, CBM, etc. 
Implementation
• Smallest programmable elements of an FPGA, Look Up Table ( LUT), are used as delay elements
• LUTs and the dedicated carry chain line in the FPGA form the delay line
• System clock is used as the STOP signal and state of the delay line is sampled in the registers
• @200 MHz, 5 ns measurement range, minimum ~245 delay elements needed
Architecture of TDC
Delay line created by a chain of Full Adders J. Song et al., A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays, IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006.
• LUTs are programmed as Full Adders
• Hit signal starts the propagation along the delay line
• System clock samples the state of the delay line
• Encoder is used to convert the result to binary number
• Results are saved in memory (FIFO) with a time stamp from coarse counter with 5 ns granularity
Architecture of a TDC channel
Effects of FPGA Architecture
The resolution of the TDC highly depends on the uniformity of the propagation delay between the delay elements GREAT care with placement is necessary! Large propagation delays between the PFUs cause ultra wide bins (UWB)
Non-uniform routing between some LUTs cause some wider and empty bins
Routing architecture causes non-uniform bin pattern, which cannot be avoided
Test Results

Test Setup
• Lattice ECP2M50E FPGA with 50K LUT is used for tests
• 16 channels are implemented in the FPGA
• System runs at 200 MHz
• Measurement results for 1 clock cycle (5 ns) are presented
Test board -EXPLODERv1
• Fixed time interval created by using different cable length
• Time difference between 2 channels is calculated as:
∆t = (t coarse1 -t coarse2 ) -(t fine1 -t fine2 )
Time Interval Measurements
Non-Linearity Measurements 
New Development
TRBv3
• 256 channels on board (planned)
•~1 1 ps RMS time resolution
• Different front end electronics possible with addon boards
• Readout on board
• Will be used for Hades, PANDA, CBM, etc.
• Compared to TRBv2 with ASIC-HPTDC from CERN, 3 times higher resolution for 1/3 of the cost per channel TDC Readout Board (TRBv3) Photo by Gaby Otto, GSI Darmstadt, 29.09.2011.
Wave Union Launcher
• Ultra wide bins cause lower resolution
• With the wave union launcher two measurements are done for the same hit signal, thus increasing the sensitivity
• A wave is unleashed with an incoming hit signal 
